A "new" build - MVP3G5

Discussion relating to Socket 7 hardware.
DonPedro
K6'er Elite
Posts: 578
Joined: Wed Jul 27, 2005 2:11 pm

Post by DonPedro »

@jim

before I asked the author of cpucool what might be reason I did what you suggest. the file was already there ....

re dfi: yes, I give up and the offer to give it away for free is still valid. up to now I 've just "heard" that the dfi is faster than the epox, have not seen any bench scores yet that eventually could make me re-think my decision. even if the dfi can prove that it is a very good performer it obviously does not want to show it to me ;) I have done everything I possibly could (wpredit, cpucool) but the bench scores I got are just "average" scores, the "nobody" shuttle hot 597 I tested too is a good margin faster, more stable and a LOT more user-friendly (no memory problems at all).
User avatar
Stedman5040
Veteran K6'er
Posts: 271
Joined: Mon Sep 05, 2005 4:22 pm

Post by Stedman5040 »

From the tweaks I used on both the EP-MVP3G2 and the DFI KXV3+/66 both running Hynix CL2 pc133 sdram I got the following Everest scores.

The Epox board was running 384MB ram (3x128) with a K6-3+/500 @ 550 (5.5x100)

The DFI board was running 512MB ram (2x512) with a K6-2+/550 @ 550 (5.5x100)

For the Epox

MR/MW/ML (292/150/221)

For the DFI (307/158/218)

Both boards were running with the same wpcredit tweaks apart from Dram interleaving which I have found difficult to activate on the DFI board without freezing up in windoze.
The Epox under the above conditions did Superpi 256k in 60secs dead and the 1M in 317secs. I really need to get a lot more figures and try to get the boards running with closer configurations.

Stedman
User avatar
Stedman5040
Veteran K6'er
Posts: 271
Joined: Mon Sep 05, 2005 4:22 pm

Post by Stedman5040 »

Add to the previous motherboard list as follows

FIC PA-2013 (VIA) 1M ATX

and

AOPEN AX59PRO (VIA) 1M ATX

My memory must be playing me up.

Stedman
sylvan2626
Senior K6'er
Posts: 139
Joined: Tue Apr 05, 2005 3:25 pm
Location: Florida, USA

Post by sylvan2626 »

Sheeez - a flurry of activity on this post since I looked at it last week!

Jim, I've been trying to solve a problem with my EPoX MVP3G5 and its K6-III+ 500ANZ CPU which are running WinXP Pro in between patching PCs for other people. Something I've done recently - some setting changed, some new hardware, some new program...who knows at this point?

Haven't done any testing or much else in my available time since I started trying to fix it.
EP-MVP3G2 Rev 1.0 (8/6/01 BIOS) -- K6-2+ 550ACZ @ 618MHz (103MHz FSB) 640MB PC100

EP-MVP3G5 Rev1.4 (8/6/01 BIOS) -- K6III+ 500ANZ @ various MHz
User avatar
Stedman5040
Veteran K6'er
Posts: 271
Joined: Mon Sep 05, 2005 4:22 pm

Post by Stedman5040 »

Ok thanks Peter for sending me the patch. CPUcool nows works. Now I know why the softfsb doesnt work. Crazily the pll on the board is designated clearly as a W83194R 58 but it appears that even cpucool will not recognise it through using the EP-MVP3G2 motherboard setting. It only worked when I went straight for the pll with no motherboard recognition.
Has anyone tried the 4x divider settings on this pll on this motherboard? It looks as if the following are available

124----31
133----33
140----35
150----37

No 4x divider is possible from the host bridge settings via wpcredit so will it work direct through the pll?

I really wonder if 150 fsb is possible? Cooling would be required for the northbridge for sure even at 133fsb.

Stedman
DonPedro
K6'er Elite
Posts: 578
Joined: Wed Jul 27, 2005 2:11 pm

Post by DonPedro »

tony, don't be chicken hearted, don't ask questions, just try it! :)
Jim
K6'er Elite
Posts: 1745
Joined: Wed Jan 21, 2004 7:10 pm
Location: Toronto

Post by Jim »

Blow up your own machines Peter. Tony the Higher settings may be possible but I won't be going higher than 133 w/ SP3. Reason being that the PC150 RAM that I have seen is not low enough profile to fit in there w/ the HDD mount.lying alongside. SPZ on the other hand may be getting some PC150 at some future date, because the processor location on intel boards is pretty well always top centre , so the HDDs have to be located elsewhere, thereby allowing the usage of taller RAM.

Would advise making cooling arrangements for the PLL and Northbridge, and possibly other chips, (won't know what runs hot till SP3 is back up), before you try going for 150.

BTW, going straight for the PLL w/out mobo recognition, is exactly how I got CPU COOL to work on my DFI.

BTW again, curious, what did you get w/ the DFI anyway Peter?
The best I have yet gotten are :

K6-3+450ACZ @ 6x103.2 on DFI K6BV3+/66 w/ 1 Meg cache & 512 Meg Hynix SDRAM.

Everest :
Memory Read = 312 MB/s
Memory Write = 149 MB/s
Memory Latency = 208.0 ns

Sandra :
Arithmetic 1460 MIPS ; 771 MFLOPS.
Multimedia Int MMX 3507 it/s Float 3D Now! 4158 it/s
Memory (Test run several times because of rising numbers)
Int MMX : 206; 212; 215; 216
Float FPU : 209; 212; 214; 214
Cache & Memory (Total MB) = 10263; 10255.
All tests completed @ 2.1v.

And :

K6-3+ 450ACZ @ 2.1v. @ 5.5 X 103.2 MHz w/ CPU Cool w/ same WP Credit tweaks as above.
Everest :
Memory Read = 312
Memory Write = 164
Memory Latency = 206.4
Sandra :
Int MMX = 213; 214; 216; 216; 216.
Float FPU = 212; 213; 214; 215; 214.
Superpuppy 3
K6-3+ 450 ACZ (6x100)
DFI K6BV3+/66 Rev B2 (2 Meg) w/ 2x28mm Chipset Fans
2x256 Meg PC 133 Hynix SDRAM
1x 20G Maxtor (7200)
2x 80G Maxtor (7200) Ducted w/ 2x486 Fans Mount
52/24/52/16 LG CDR/RW/DVD
8/4/3/12/24/16/32 LG Super Multi
ATI 9000 aiw Radeon AGP
SB Audigy 1 MP3 Sound
CMD 649 IDE Controller
NEC USB 2 Card
DonPedro
K6'er Elite
Posts: 578
Joined: Wed Jul 27, 2005 2:11 pm

Post by DonPedro »

@jim
I don't want anybody to blow up anything. propelling a cpu with 133mhz does not do harm if the multiplier is set reasonable within the speed limits of the cpu like 4.5x133 = 600mhz. and running the ram at 133mhz does not do any harm to the ram if it is designed to be run at that speed. I would advise of course to disable mainboard cache or any onboard vga and also to use the 4-divider to have pci and agp speed exactly where it should be. if the board freezes or is unstable then it is not because something is about to crack but because the timing parameters within the chipset dont fit because the engineers designed the board to be operated at 100mhz.

at the moment I don't have the bench nubmers for the dfi board with me. I will post the data in your dfi-thread tomorrow (where it fits better).
Jim
K6'er Elite
Posts: 1745
Joined: Wed Jan 21, 2004 7:10 pm
Location: Toronto

Post by Jim »

K, but he was talking about 150Mhz FSB; and you were saying don't be chicken.
Superpuppy 3
K6-3+ 450 ACZ (6x100)
DFI K6BV3+/66 Rev B2 (2 Meg) w/ 2x28mm Chipset Fans
2x256 Meg PC 133 Hynix SDRAM
1x 20G Maxtor (7200)
2x 80G Maxtor (7200) Ducted w/ 2x486 Fans Mount
52/24/52/16 LG CDR/RW/DVD
8/4/3/12/24/16/32 LG Super Multi
ATI 9000 aiw Radeon AGP
SB Audigy 1 MP3 Sound
CMD 649 IDE Controller
NEC USB 2 Card
User avatar
Stedman5040
Veteran K6'er
Posts: 271
Joined: Mon Sep 05, 2005 4:22 pm

Post by Stedman5040 »

With motherboard cache disabled I tried to see if the 4x divider was possible by going for the 124/31 setting on cpucool. 103fsb and 112 fsb loaded up with no glitches employing the 3x divider. Trying the 124fsb with the 4x divider from 112/37 immediately froze the board. This was also the case when using non aggressive timings on the memory.

I also tried going rock bottom and tried the 66/33 setting from 100/33 and this also froze the board? Could it be that changing the divider on the fly causes these crashes? I will try to investigate further. At the moment it would appear to be no go for the 4x settings unless someone has any bright ideas.

Stedman
User avatar
Stedman5040
Veteran K6'er
Posts: 271
Joined: Mon Sep 05, 2005 4:22 pm

Post by Stedman5040 »

Just as an aside I checked out the Everest scores for the EP-MVP3G2 board with the memory interleaving disabled. It didn't make a single iota of any difference in the scores. Memory interleaving just doesn't give me anything in this test. This is strange? For the Abit VA6 board using the Via apollo pro133 chipset it gave massive gains in performance, but additional registers had to be changed to fully implement the interleave mode. The memory is 4-way and I used the same type of memory on the Apollo Pro board as I am using on the Epox board.

Could it be that the chipset isn't utilising interleaving properly?

Does anyone have a copy of the chipset data sheet for the MVP3 ??

Stedman
DonPedro
K6'er Elite
Posts: 578
Joined: Wed Jul 27, 2005 2:11 pm

Post by DonPedro »

tony, I had the same experience on my dfi-board that enabling interleave did not show any better results. :( I have no idea why ...
DonPedro
K6'er Elite
Posts: 578
Joined: Wed Jul 27, 2005 2:11 pm

Post by DonPedro »

ha, I possibly found the reason why enabling mem-interleave gives a speed-boost or not: on my shuttle hot 597 (via) it works (+40 mem read) when I have onboard cache ENabled wheres when DISabled setting mem-interleave to 2- or 4way just does not make a change to memory speed at all.
Jim
K6'er Elite
Posts: 1745
Joined: Wed Jan 21, 2004 7:10 pm
Location: Toronto

Post by Jim »

@ Stedman : KachiWachi has the datasheets for the MVP3; and he was kind enough to give me a copy. Since the zip file is 946k, I cannot attach it; but if you give me an e-mail address it will land in your lap .

@ Peter : Seems to me you should try running the DFI w/ cache enabled.
Superpuppy 3
K6-3+ 450 ACZ (6x100)
DFI K6BV3+/66 Rev B2 (2 Meg) w/ 2x28mm Chipset Fans
2x256 Meg PC 133 Hynix SDRAM
1x 20G Maxtor (7200)
2x 80G Maxtor (7200) Ducted w/ 2x486 Fans Mount
52/24/52/16 LG CDR/RW/DVD
8/4/3/12/24/16/32 LG Super Multi
ATI 9000 aiw Radeon AGP
SB Audigy 1 MP3 Sound
CMD 649 IDE Controller
NEC USB 2 Card
User avatar
Stedman5040
Veteran K6'er
Posts: 271
Joined: Mon Sep 05, 2005 4:22 pm

Post by Stedman5040 »

Tried George Breese's interleave enabler with the EP-MVP3G2 board and it gives no improvement on Everest figures. Kind of was expecting it as from looking at WPCredit settings it only changed registers that I was already changing.

Looking at the Abit VA6 board and the Apollo pro133 chipset there are a number of other registers that need to be changed to get memory interleaving working properly. Perhaps these are just not available to the MVP3 settings.

Stedman.
Post Reply